Abstract: With the increasing energy consumption of computing systems and the growing advocacy for green computing, energy efficiency has become one of the critical challenges in high-performance heterogeneous computing systems. Energy consumption can be reduced by not only hardware design but also software design. In this paper, we propose an energy-aware scheduling algorithm with equalized frequency, called EASEF, for parallel applications on heterogeneous computing systems. The EASEF approach aims to minimize the finish time and overall energy consumption. First, EASEF extracts the set of paths from an application. Then, it reconstructs the application based on the extracted set of paths to achieve a reasonable schedule. Finally, it adopts a progressive way to equalize the frequency of tasks to reduce the total energy consumption of systems. Randomly generated applications and two real-world applications are examined in our experiments. Experimental results show that the EASEF algorithm outperforms two existing algorithms in terms of makespan and energy consumption.
Introduction
In the past decade, with the rapid increase of the high-performance requirements of applications and the rapid development of low-cost computers, heterogeneous computing systems have been increasingly employed to solve complex problems. A suite of distributed computing machines with varied computational capabilities, which are interconnected by high speed links, can be defined as a heterogeneous computing (HC) system (Freund and Siegel, 1993) . To satisfy the high-performance requirements of application executions, the main design goal of the pro- ‡ Corresponding author * Project supported by the National Natural Science Foundation of China (Nos. 61133005, 61432005, 61370095, 61472124, and 61402400) ORCID: Yong-xing LIU, http://orcid.org/0000-0001- c Zhejiang University and Springer-Verlag Berlin Heidelberg 2015 cessor is to improve the frequency of the processor. However, with the lasting increase of the frequency, energy consumption has been growing exponentially in computers and computing centers, embedded systems, portable devices, etc. (Brown, 2008) . The increased energy consumption causes severe economic, ecological, and technical problems, such as huge expense of power supply, excessive carbon dioxide emissions, and massive heat dissipation. So, it is significant to study the strategy of reducing energy consumption in an HC system.
There are two approaches for reducing energy consumption in HC systems. The first approach is hardware design, such as low-power processor architecture and low-power memory hierarchy. The second approach is energy-aware software design. For instance, we can reduce energy dissipation using an energy-aware scheduling algorithm. In particular, the dynamic voltage scaling (DVS) (Mehta and Amrutur, 2012; Mittal, 2014) and dynamic power management (DPM) (Benini et al., 2000; Amador et al., 2012) techniques are employed as the key tool to reduce energy consumption in a scheduling algorithm. For a given HC system, in general we cannot improve the architecture of a processor; energy consumption can be reduced only through software design. It is well known that finding an optimal schedule is an NP hard problem in most cases (Ullman, 1975; Li, 2012) . Therefore, one of the challenges in heterogeneous computing is to develop scheduling algorithms that can optimally assign the tasks of an application to processors.
Many task scheduling algorithms have been proposed to minimize the execution time (Kwok and Ahmad, 1999; Topcuoglu et al., 2002; Bajaj and Agrawal, 2004; Hagras and Janeček, 2005; Bozdag et al., 2009; Khan, 2012) of an application running on an HC system. The performance of these algorithms is evaluated based on one criterion in general, i.e., schedule length (or 'makespan'). However, scheduling is inherently a multi-objective problem, especially in the HC scenario, since it usually implies several conflicting objectives in the optimization process. For example, reducing power consumption may lead to slower execution of applications. To reduce energy consumption of computing systems and cater to the trend of green computing, many efforts have been devoted to energy-aware scheduling design.
In this study, we address the problem of scheduling a directed acyclic graph (DAG) in an HC system with a bi-objective of minimizing finish time and energy consumption. In the first phase, we determine the set of paths from a DAG to prepare for the next phase. Then, we reconstruct a DAG based on the determined paths to obtain a reasonable schedule during post-processing. In the last phase, we consider equalizing the frequency of tasks in an application and scaling the frequency of a CPU dynamically, in order to achieve the goal of reducing the overall system energy consumption.
Related work
Task scheduling algorithms based on DAG can typically be classified into several sub-categories, such as list-based scheduling algorithms, clusterbased heuristics algorithms, and duplication-based algorithms.
Heterogeneous earliest finish time (HEFT) (Topcuoglu et al., 2002) is the most well-known listbased scheduling algorithm for heterogeneous systems. Several other classical examples of list scheduling algorithms are the critical path on a processor (CPOP) (Topcuoglu et al., 2002) , dynamic critical path (DCP) (Kwok and Ahmad, 1996) , heterogeneous critical parents with a fast duplicator (HCPFD) (Hagras and Janeček, 2005) , etc. Furthermore, Khan (2012) proposed a novel approach called constrained earliest finish time (CEFT), which outperforms HEFT, dynamic level scheduling (DLS) (Sih and Lee, 1993) , and levelized min-time (LMT) (Iverson et al., 1995) in a diverse collection of task graphs.
The difference between a list-based algorithm and a cluster-based algorithm is that the former orders all tasks according to calculated priorities prior to assignment, while the latter generates subsets of tasks first and then orders each subset individually. In a cluster algorithm, dominant sequence clustering (DSC) (Yang and Gerasoulis, 1994 ) is the most well-known approach, but DSC does not support heterogeneous systems. Some other examples in this category include the clustering heuristic scheduling algorithm (CHSA) (Ilyas and Khan, 2001) , greedy task clustering and scheduling (GTCS) (Piyatamrong et al., 2000) , clustering for heterogeneous processors (CHP) (Boeres and Rebello, 2004) , and the objective-flexible clustering algorithm (OFCA) (Fu et al., 2010) .
The difference between a duplication-based algorithm and the first two types of algorithms is whether some tasks need to be duplicated in the process of scheduling. Usually, duplication-based algorithms are able to obtain a better performance in terms of makespan compared with list-and clusterbased algorithms. Some classical examples in this category include selective duplication (Bansal et al., 2003) , HCPFD (Hagras and Janeček, 2005) , heterogeneous limited duplication (HLD) (Bansal et al., 2005) , and heterogeneous earliest finish with duplication (HEFD) (Tang et al., 2010) . As mentioned before, almost all these algorithms do not consider the energy consumption of systems when scheduling tasks. At the same time, energy dissipation of systems has shown an explosive growth trend in the past decades.
The explosive energy consumption has led to greater advocacy for green computing. Many efforts have been devoted to energy-aware scheduling to reduce energy consumption in systems. An on-line DVS algorithm called OLDVS can achieve significant energy savings for some applications (Lee and Shin, 2004 ). An algorithm named energy-aware scheduling by minimizing duplication (EAMD) achieves good energy saving by deleting redundant task copies in the schedules generated by duplication-based algorithms (Mei and Li, 2012) . For a set of real-time tasks with precedence constraints executed on a distributed system, a simple static power management scheme (S-SPM) and a dynamic power management (DPM) approach are presented (Mishra et al., 2003) . Some other DVS-based examples include energy-conscious scheduling (ECS) (Lee and Zomaya, 2011) , energy-efficient scheduling (EES) (Huang et al., 2012) , and adaptive energy-efficient scheduling (AEES) (Zhu et al., 2012) . Many studies mentioned above have proved that DVS is a very promising technique with its demonstrated capability for energy savings. For this reason, in this study we adopt the DVS technique to reduce energy consumption.
Models
In this section, a computing system model and an application model are described in detail.
Computing system model
We study the task scheduling problem for applications on a set P of m heterogeneous processors that are fully interconnected. The computing system model is denoted by P = {p i |0 ≤ i ≤ m − 1}, where each processor is DVS enabled and it can operate at different clock frequency levels. Power consumption at each performance state (P-state) (Terzopoulos and Karatza, 2013) for all processors is depicted in Table 1 .
The capacity of a processor depends on several factors: processor architecture, task processing requirement, and degree of match between the task and the processor. A processor which is best at performing one task may be bad at performing another task. When a task arrives at a processor, if the processor is idle, it will execute the task at once; otherwise, the task has to wait until the processor is available. A task cannot be suspended when it is running on a processor; that is, the running task is locked against preemption in the system.
Application model
An application, in general, can be represented by a DAG. A DAG with both node and edge weights is represented as G = G(V, E, Ω, Ψ ), which consists of a set of nodes V = {v i |0 ≤ i ≤ n − 1} representing the tasks of the application, and a set of directed Table 2 represents the computation costs of tasks on different processors. A task having no parent is called an entry task, such as task v 0 in Fig. 1 . A task having no child is called an exit task, such as task v 11 in Fig. 1 . A DAG may have multiple entry tasks and multiple exit tasks. For a DAG with multiple entry/exit tasks, we can transform it by adding zero-cost pseudo entry/exit tasks with zerocost edges to a single-entry single-exit DAG, which does not affect the schedule. 
Performance measurements
The schedule length is undoubtedly one of the most important criteria for performance measurement. So, makespan is adopted as the first criterion in this study. In the scheduling model, let t s (v i , p k ) and t f (v i , p k ) represent the start time and finish time of task v i scheduled on processor p k , respectively.
( 1) Processor energy consumption is the second performance metric in the system. The total energy consumption of processor E i includes mainly two parts: active energy consumption E i,active and idle energy consumption E i,idle . So, the total energy consumption of a system can be calculated by
Proposed algorithm
This section presents the details of the EASEF algorithm. In EASEF, all tasks in a DAG are assigned scheduling priorities and the task with the highest priority is scheduled first. The EASEF scheduling process includes mainly three phases: path determining, application reconstructing, and frequency equalizing. To achieve a reasonable assignment, the set of paths in an application is first determined for the reconstruction process, which helps better distribute tasks. Then the EASEF algorithm takes a progressive way to equalize the frequency of two adjacent tasks. The detailed description of EASEF is presented in the following subsections.
Path determining phase
The main goal of this phase is to determine the set of paths from an application. In general, a critical path (CP) in a DAG is the longest path from the entry node to the exit node. In a heterogeneous computing system, the CP length in a DAG is the sum of the mean computation costs of tasks and the communication costs along the path. The mean computation cost of task v i is calculated by
To determine the CP from a DAG, upward rank and downward rank values are needed in general. The upward rank of task v i is recursively calculated by
(4) Similarly, the downward rank of task v i is recursively calculated by
(5) Then, the rank value of task v i is calculated by
The detailed process of determining the set of paths is described in Algorithm 1. First, we can calculate the mean computation cost of tasks by Eq. (3). Then, to guarantee that the calculations in Algorithm 1 are orderly, we need to ensure that the DAG is a single-entry single-exit DAG. Having calculated the upward and downward rank values of tasks, we can determine the rank values of tasks by Eq. (6). Then we can extract a critical path with a maximum rank value from the entry node to the exit node. To continue determining the rest of the paths in the DAG, Algorithm 1 will remove all tasks that belong to a determined critical path from the DAG. Then, repeat the above steps until all paths are determined by Algorithm 1.
Algorithm 1 Determining the set of paths
Require: G. for each task vi in G do
10:
Calculate rank b (vi) by Eq. (4);
11:
Calculate rankt(vi) by Eq. (5) The whole processing procedure of this phase for Fig. 1 is represented by Fig. 2 . In the first round, the critical path [0-2-8-10-11] with length 318.25 is found. Then these nodes are pruned from the DAG, and the pseudo nodes (v entry , v exit ) with zero-cost edges are added to transform the DAG into a singleentry single-exit DAG. In the second round, the crit- 
Application reconstructing phase
In this phase, we consider the reconstruction of the DAG based on the CPs calculated using Algorithm 1. The main goal of this phase is to deal with the tasks that can be merged according to the CPs and the dependencies of tasks. If a task has n parents, then the indegree of the task is n. Similarly, the outdegree is n if a task has n children. If a task v i just has one parent, then this task can be expressed by
The CPOP (Topcuoglu et al., 2002) algorithm maps the tasks of the longest path to the critical processor, but it does not consider the individual computation cost of tasks on different processors. The CEFT (Khan, 2012) algorithm assigns the constrained critical paths to a suite of appropriate processors, but it does not consider the relationship between the parent-node and child-node. Based on these findings, we temporarily merge some tasks into one task, so that the child nodes have higher priority than otherwise. Having scheduled a parent-node, the child with a higher priority will be scheduled immediately on the same processor with a large probability. Thus, the tasks on the longer path will be scheduled in a more reasonable way. The detailed process is described in Algorithm 2.
In the process of reconstruction, the weight of the newly generated node is the sum of all the merged tasks. Let v e and [v j , · · · , v k ] represent the new node and merged tasks, respectively. Then, the weight of node v e can be calculated by
To avoid breaking the tie of precedence constraints, Algorithm 3, which is called by Algorithm 2, is used to deal with the dependencies of edges. Typically, there are three types of edges that need to be processed. In the first case, the edges between two merged nodes of a path can be removed directly. In the second case, there is only one edge between the merged nodes of a path and task
represent the merged nodes of a path in turn, and e i,n the only edge. Then the communication cost between the new node v e generated by merging and v n can be determined by
where e i,n will be removed after the calculation of Eq. (9). In the last case, there are several edges between the merged nodes of a path and task
represent the merged nodes of a path in turn, and [v i , · · · , v k ] the nodes that need to send data to v n . Then the communication cost between the new node v t generated by merging and v n can be determined by
(10) From Algorithm 2, we know that the process has three major phases. First, some tasks are merged, as shown in lines 1-11. Then, three different dependencies of tasks are handled by Algorithm 3. Finally, the priority rule of tasks is mapped from the reconstructed graph to the original graph, as shown in while CP is not null do
4:
Task vi = CP.pop();
5:
if task vi satisfies Eq. (7) then
6:
Merge task vi with its parent;
7:
Calculate the new weight ωe by Eq. (8) lines 13-21. The result of the reconstruction phase for Fig. 1 is shown in Fig. 3 . Having reconstructed the original DAG, we can find that the nodes v 0 and v 2 , v 3 and v 6 are merged into the new nodes v 0 and v 3 , respectively. The weight of node v 0 in Fig. 3 is the sum of v 0 and v 2 in Fig. 1 . Similarly, the weight for each task vi in pare(vn) do
3:
if task vi is not a merged node then
4:
Do nothing;
5:
else if vn and vi are contained in a node then
6:
Remove edge ei,n from G ;
7:
else if only one parent of task vn is contained in a node ve then
8:
Calculate ψ(ee,n) by Eq. (9);
9:
10:
else 11: Remove the edges ei,n, · · · , e k,n from G ;
15:
end if
16:
end for 17: end for of node v 3 is the sum of v 3 and v 6 in Fig. 1 . Further, we can find that the communication costs between a normal node and the merged nodes are updated by Algorithm 3. Fig. 3 gives the related communication costs of the reconstructed DAG. Having calculated the upward rank values of tasks in the reconstructed DAG, we can map the precedence relation of tasks from the reconstructed DAG to the original application. From Algorithm 2, we can obtain a precedence sequence 0-2-3-6-1-8-7-5-4-9-10-11 based on the example shown in Fig. 1. 
Frequency equalizing phase
In this phase, the idle time slots among tasks on processors can be slacked and redistributed using the DVS technique without violating dependency constraints. In the process of scheduling, the earliest start time (t es ) of task v i on processor p k is defined by 
The latest finish time (t lf ) of task v i on processor p k is defined by
where v τ is the task assigned next to v i on the same processor p k , v σ is the task assigned on processor p l , and if p k = p l , ψ(e i,σ ) = 0. Then the slack time of task v i on processor p k can be defined by
Usually there is a certain amount of overlap of the slack time between two adjacent tasks (v i and v j ) scheduled on the same processor p k . Without loss of generality, we assume t es (v i 
Then, different slack assignment methods can lead to different energy consumptions. To avoid a task squeezing the slack time of other tasks and reduce the energy consumption of systems, the proposed approach takes an equalized way to optimize the frequency of tasks progressively. Equalizing the frequency of two adjacent tasks is the main objective in this phase. The detailed process is presented in Algorithm 4.
Let v i and v j represent the two adjacent tasks scheduled on processor p k , and assume that v j is the task assigned next to v i . We take the two tasks as a whole to balance the overlap of the slack time between v i and v j . Then, the common ideal frequency of the two tasks can be calculated by
where f k,0 represents the highest frequency of processor p k . Selecting the lowest frequency f id (v j ) of processor p k from Assign task vi to processor p k which minimizes the finish time of task vi; 8: end while 9: Rank all tasks into a sequence by non-decreasing order based on t ef and let FT represent the sequence;
10: while FT is not null do
11:
Task vj = FT.pop();
12:
Let p k represent the processor assigned to vj ;
13:
Calculate t lf (vj , p k ) by Eq. (13);
14:
Let vi represent the nearest task assigned prior to vj on the same processor p k ;
15:
if vi exists then
16:
Calculate f id (vi, vj) Task vi = ST.pop();
29:
Let p k represent the processor assigned to vi;
30:
Calculate tes(vi, p k ) by Eq. (11); 31:
Update tas(vi, p k ) with tes(vi, p k );
33:
Update t af (vi, p k ) with t ef (vi, p k ); 34: end while v j , the actual running frequency of task v j should satisfy
where PState is the set of frequency levels. Then the actual finish time (t af ) of task v j on processor p k is updated by
The actual start time (t as ) of task v j on processor p k is updated by
If v i is the first task of the assigned processor p k , then the maximum value of slack time can be calculated using Eq. (14). In this case, the ideal frequency of task v i is defined by
Then the running frequency of task v i should satisfy Fig. 4 shows the schedule results of the different algorithms for Fig. 1 . The makespan of the EASEF algorithm is 205. Furthermore, the CEFT algorithm produces a schedule of length 231 and the CPOP algorithm produces a schedule of length 251. The makespan of the proposed approach is less than those of CEFT and CPOP by 11.26% and 18.33%, respectively. Meanwhile, the results reveal that the EASEF algorithm is effective and saves energy compared with the other two algorithms. This example demonstrates that we can benefit from the application reconstructing phase and frequency equalizing phase in terms of schedule length and total energy consumption.
Performance evaluation
In this section, we evaluate the performance of the proposed EASEF algorithm using randomly generated application graphs and two real-world application graphs.
Experimental settings
The random graphs are generated with three fundamental characteristics as follows:
n: the number of tasks in a DAG. CCR: the communication to computation ratio. A low CCR application can be considered as a computation-intensive application and a high CCR application can be considered as a communicationintensive application. λ: the parallelism factor of DAG. The number of tasks at each level is randomly selected from a uniform distribution with mean value of λ √ n, and the depth of a DAG is randomly generated from a uniform distribution with mean value of √ n/λ. A lower λ leads to a deeper DAG with a low parallelism degree and a higher λ leads to a shorter DAG with a higher parallelism degree.
In our experiments, n is selected from the set {16, 32, 64, 100, 200, 400, 500}, CCR is determined by the set {0.2, 0.5, 1.0, 2.0, 5.0}, and λ is chosen from the set {0.2, 0.5, 1.0, 2.0, 5.0}. To demonstrate the performance improvement of EASEF, two existing algorithms, CPOP and CEFT, with EvenlyDVS (Wang et al., 2013) , are used as baseline algorithms to compare the makespan and energy consumption. The schedule length ratio (SLR) and energy consumption ratio (ECR) are defined as follows:
where s is the processor number determined using Eq. (21), and P (f s,0 ) is the power of processor p s at the highest frequency.
There are more than 500 random graphs generated for each scenario, and we take the average SLR and average ECR as the final results to avoid scattering effects.
Random application performance analysis
In this subsection, the effects of three different algorithms on the capability of scheduling random graphs are compared.
Figs. 5 and 6 present the results of the first two sets of experiments with respect to various numbers of tasks. The average SLR and ECR increase with the increase of the number of tasks. In Fig. 5 , the average SLR of the EASEF algorithm is less than those of the CPOP and CEFT algorithms by (2.49%, 5.79%), (3.93%, 12.42%), (4.16%, 16.94%), (3.48%, 18.22%), and (2.61%, 21.61%), for 16, 32, 64, 100, and 200 tasks, respectively. The average ECR of the proposed approach is significantly better than those of the two existing algorithms which are not combined with the EvenlyDVS algorithm. With the help of the EvenlyDVS algorithm, both CPOP and CEFT algorithms can obtain good energy saving. However, EASEF still outperforms them in terms of average ECR. Fig. 6 reveals that the average SLR of the CEFT algorithm increases rapidly with the increase of the number of tasks. This is due to the fact that the CEFT algorithm does not fully capture the communication costs of tasks. The proposed approach achieves better performance compared with the two baseline algorithms in terms of schedule length and energy consumption.
The third set of experiments is conducted for comparing the average SLR and ECR of the algorithms with respect to various values of the parallelism factor. Fig. 7 shows that the average SLR and ECR increase with the increase of the parallelism factor. This is because a higher parallelism factor leads to a shorter DAG; that is, the denominator of Eq. (21) decreases with the increase of the parallelism factor. Further, we can discover that a low parallelism factor leads to a deeper DAG, which is not suitable for distributing tasks on various processors. So, the results of the three algorithms are very close under a low parallelism factor. Fig. 8 shows the experimental results with respect to different values of CCR. The performance of CEFT is worse than those of CPOP and EASEF, whether CCR is low or high. This is because CEFT always picks a fast processor for the current task without considering communication costs effectively. The average SLR of EASEF is less than those of CPOP and CEFT by (7.33%, 20.90%), (5.99%, 16.80%), (3.23%, 11.40%), (1.78%, 6.77%), and (5.00%, 15.12%), for CCR of 0.2, 0.5, 1.0, 2.0, and 5.0, respectively. The proposed approach achieves better energy saving compared with the two existing algorithms. 
Real application performance analysis
In addition to randomly generated applications, we consider two real-world applications. The first is the Gaussian elimination application (Cormen et al., 2009) , which is a 5×5 martix. The second is the molecular dynamic code (Kim and Browne, 1988) , which consists of 41 tasks. Since the structures of the two real applications are known, it is not necessary to consider the parallelism factor. We just consider the CCR values in our experiments. We assume that the computation cost of a task is randomly generated from a uniform distribution and CCR is selected from the set {0.2, 0.5, 1.0, 2.0, 5.0}, and the number of processors is set to 4. Fig. 9 gives the experimental results with respect to different values of CCR for Gaussian elimination applications. The average SLR increases with the increase of CCR, since a higher CCR value means that the system needs more time to transmit data. However, EASEF is still superior to CPOP and CEFT under a high value of CCR. For instance, when CCR equals 5.0, the average SLR of EASEF is less than those of CPOP and CEFT by 26.73% and 29.02%, respectively. The corresponding average energy savings are 15.67% and 16.33%, respectively, when the two counterparts are combined with the EvenlyEVS algorithm. Overall, EASEF outperforms the other two algorithms in terms of average SLR and average ECR. Figs. 9a and 10a , we can find that the performance advantage of EASEF in Fig. 10a is more apparent at a low value of CCR. This is because the parallelism of the molecular dynamic code is higher than that of the Gaussian elimination and the computation cost of an application is the dominant part of schedule length. Moreover, the energy saving effect of EASEF is apparent at a low CCR. For instance, the average energy saving of EASEF compared with CPOP and CEFT is 9.29% and 19.11%, respectively, when the value of CCR is 0.2. Overall, EASEF achieves better performance compared to the two counterparts. 
Conclusions
In this paper, we propose a new scheduling algorithm called EASEF for heterogeneous computing systems. EASEF tries to minimize both finish time and energy dissipation. EASEF comprehensively considers the communication and computation costs of tasks. To better explain the implementation, we divide EASEF into several phases. The first two phases are used to obtain a more reasonable precedence sequence of tasks. In the last phase, EASEF takes a progressive way to equalize the frequency of tasks in order to achieve better energy saving.
We have performed a large number of experiments to demonstrate the effectiveness of EASEF. The results show that in general the proposed algorithm outperforms the other two algorithms in terms of makespan and energy consumption.
In future work, we intend to optimize this algorithm further and adapt some strategies for the cloud environment.
